

1  
2 **CLAIMS**

3       **1.**     An automotive computing device memory system comprising:  
4       non-volatile storage configured to hold object store pages for an automotive  
5       computing device;

6       dynamic random access memory (DRAM) operably associated with the  
7       non-volatile storage and configured to receive object store pages; and

8       static random access memory (SRAM) operably associated with the non-  
9       volatile memory and configured for connection to a battery so that one or more  
10      object store pages can be preserved therein in the event of an automotive power  
11      loss.

12  
13       **2.**     The automotive computing device memory system of claim 1,  
14      wherein the non-volatile storage comprises flash memory.

15  
16       **3.**     The automotive computing device memory system of claim 1,  
17      wherein the DRAM comprises one or more DRAMs or SDRAMs.

18  
19       **4.**     The automotive computing device memory system of claim 1 further  
20      comprising a battery operably couplable with the SRAM responsive to an  
21      automotive power loss.



1           **10.**    An automotive computing device comprising:  
2           one or more microprocessors configured to be powered by a automotive  
3 voltage source;  
4           static random access memory (SRAM) operably coupled with the one or  
5 more microprocessors, the SRAM being configured to receive one or more pages,  
6 under the influence of the one or more microprocessors, from one or more of non-  
7 volatile storage or volatile storage that can be carried by an automotive vehicle;  
8 and  
9           a backup battery couplable with the SRAM to provide power in the event  
10 that the automotive voltage source drops out of regulation.

11  
12           **11.**    The automotive computing device of claim 10 further comprising  
13 power control circuitry associated with the SRAM and configured to determine  
14 when the automotive voltage source drops out of regulation and then automatically  
15 couple the backup battery with the SRAM.

16  
17           **12.**    The automotive computing device of claim 11, wherein the power  
18 control circuitry is configured to place the SRAM in a low power, high impedance  
19 state.

20  
21           **13.**    The automotive computing device of claim 11, wherein the power  
22 control circuitry is configured to isolate the SRAM and the backup battery from  
23 other system components.  
24  
25



1           **21.**    The automotive computing device of claim 10 further comprising  
2 low voltage detection circuitry operably coupled with the one or more  
3 microprocessors and configured to detect when the automotive voltage source has  
4 dropped out of regulation and generate a signal to the microprocessor indicating  
5 the same.

6  
7           **22.**    The automotive computing device of claim 21, wherein the one or  
8 more microprocessors are configured to receive said signal and effect one or more  
9 copy operations responsive thereto.

10  
11           **23.**    The automotive computing device of claim 22, wherein said copy  
12 operations can copy pages from volatile storage to SRAM.

13  
14           **24.**    An automobile embodying the automotive computing device of  
15 claim 10.

16  
17           **25.**    An automotive computing device comprising:

18           one or more SRAMs;

19           one or more backup batteries; and

20           power control circuitry configured to:

21                 detect when a voltage powering the one or more SRAMs has  
22                 dropped out of regulation; and

23                 automatically incorporate the one or more backup batteries to power  
24                 the one or more SRAMs.

1           **26.**     The automotive computing device of claim 25, wherein the one or  
2 more backup batteries comprise one or more cell batteries.

3  
4           **27.**     The automotive computing device of claim 25, wherein the one or  
5 more backup batteries comprise one or more lithium cell batteries.

6  
7           **28.**     The automotive computing device of claim 25, wherein the power  
8 control circuitry is configured to place the one or more SRAMs in a low power  
9 state.

10  
11          **29.**     The automotive computing device of claim 25, wherein the power  
12 control circuitry is configured to isolate the one or more backup batteries and the  
13 one or more SRAMs from other system components.

14  
15          **30.**     The automotive computing device of claim 25, wherein the power  
16 control circuitry is configured to place the one or more SRAMs in a low power  
17 state before it incorporates the one or more backup batteries to power the one or  
18 more SRAMs.

19  
20          **31.**     An automobile embodying the computing device of claim 25.

21  
22          **32.**     An automotive computing system comprising:  
23 one or more backup batteries;  
24 one or more SRAMs selectively couplable to the one or more backup  
25 batteries and configured to hold one or more pages that have been written to in the

1 computing system, the one or more backup batteries being provided so that they  
2 can be coupled to the SRAM in an event of an abrupt power shut down.

3  
4 **33.** The automotive computing system of claim 32, wherein the one or  
5 more backup batteries comprise cell batteries.

6  
7 **34.** An automotive computing system comprising:  
8 one or more microprocessors configured to be powered by a vehicle voltage  
9 source;

10 non-volatile storage coupled with the one or more microprocessors and  
11 configured to hold one or more object store pages for the computing system;

12 volatile storage coupled with the one or more microprocessors and  
13 configured to hold one or more object store pages that it receives from the non-  
14 volatile storage;

15 static random access memory (SRAM) operably coupled with the one or  
16 more microprocessors, the SRAM being configured to receive one or more pages,  
17 under the influence of the one or more microprocessors, from one or more of the  
18 non-volatile storage or volatile storage;

19 a backup battery couplable with the SRAM to provide power in the event  
20 that a voltage rail associated with the voltage source drops out of regulation;

21 low voltage detection circuitry operably coupled with the one or more  
22 microprocessors and configured to detect when the voltage rail drops below a  
23 predetermined value and generate a signal to the one or more microprocessors  
24 indicating the same; and

25 power control circuitry configured to:

1 detect when the voltage rail drops out of regulation; and  
2 automatically incorporate the backup battery to power the SRAM.  
3

4 **35.** A vehicle embodying the computing system of claim 34.  
5

6 **36.** An automotive computing device data preservation method  
7 comprising:

8 detecting when a voltage associated with operation of an automotive  
9 vehicle drops out of regulation;

10 responsive to said detecting, placing an SRAM carried on the automotive  
11 vehicle in a low power state; and

12 backing up the SRAM with a backup battery.  
13

14 **37.** The automotive computing device data preservation method of  
15 claim 36 further comprising placing the SRAM in the lower power state before  
16 backing up the SRAM with the backup battery.  
17

18 **38.** The automotive computing device data preservation method of  
19 claim 36 further comprising isolating the backup battery and the SRAM from  
20 other system components.  
21

22 **39.** The automotive computing device data preservation method of  
23 claim 36 further comprising after said detecting, writing data from DRAM carried  
24 on the automotive vehicle into the SRAM.  
25



1       **40.** An automotive computing device data preservation method  
2 comprising:

3       detecting an abrupt automotive vehicle power shut down;  
4       responsive to said detecting, placing an SRAM carried on the automotive  
5 vehicle in a low power state; and  
6       backing up the SRAM in its low power state with a backup battery.

7  
8       **41.** The automotive computing device data preservation method of  
9 claim 40 further comprising placing the SRAM in the lower power state before  
10 backing up the SRAM with the backup battery.

11  
12       **42.** The automotive computing device data preservation method of  
13 claim 40 further comprising isolating the backup battery and the SRAM from  
14 other system components.

15  
16       **43.** An automotive computing device data preservation method  
17 comprising:

18       maintaining an object store for the computing device in flash memory that  
19 is carried by an automotive vehicle;

20       writing pages of the object store into DRAM that is carried by the  
21 automotive vehicle;

22       writing pages of the DRAM into SRAM that is carried by the automotive  
23 vehicle in the event the DRAM pages are attempted to be written to; and

24       battery-backing the SRAM in the event of an abrupt power shut down  
25 condition.

1  
2       **44.**   The automotive computing device data preservation method of  
3 claim 43 further comprising detecting the abrupt power shut down condition and  
4 responsive thereto, placing the SRAM in a low power state.

5  
6       **45.**   The automotive computing device data preservation method of  
7 claim 44 further comprising placing the SRAM in the lower power state before  
8 battery-backing the SRAM.

9  
10       **46.**   The automotive computing device data preservation method of  
11 claim 43 further comprising isolating the battery-backed SRAM from other system  
12 components.

13  
14       **47.**   The automotive computing device data preservation method of  
15 claim 43 further comprising copying one or more pages from DRAM to SRAM in  
16 the event of the power shut down condition.

17  
18       **48.**   A method of operating an automotive computing device comprising:  
19 providing an automotive computing device having flash memory that can  
20 contain read only pages, DRAM for holding pages from the flash memory, and  
21 SRAM for holding DRAM pages that are written to;

22       detecting when a voltage powering the SRAM drops out of regulation;  
23       placing the SRAM in a low power state responsive to said voltage dropping  
24 out of regulation; and

25       backing up the SRAM with a backup battery.

1  
2           **49.**    The method of claim 48 further comprising backing up the SRAM  
3 with the backup battery after placing the SRAM in the low power state.  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25